F16C Contents History Technical information CPUs with F16C References External links Navigation menu"DirectXMath: F16C and FMA"Striking a balancethe originalNew "Bulldozer" and "Piledriver" Instructionseee

SpiderDragonHorus3DNow!AVXXOPCVT16/F16CFMAFMA3FMA4BMIABMBMI1TBMSSE5ASFAESCentrinoCentrino 2ViivMIDTabletCULVUltrabookSkulltrailNUCGalileoEdisonCurieAdvanced Programmable Interrupt ControllerIntel Turbo BoostvProIntel Secure KeyIntel Management EngineActive Management TechnologyAMT versionsHigh-bandwidth Digital Content ProtectionHigh Definition AudioHub ArchitectureRapid Storage TechnologySpeedStepSerial Digital Video OutHost Embedded Controller InterfaceHyper-threadingOmni-PathPlatform Environment Control InterfaceQuickPath InterconnectPlatform Controller HubSystem Management BusThunderboltUltra Path InterconnectAlphaMVIARMNEONSVEMIPSMDMXMIPS-3DMXUMIPS SIMDPA-RISCMAXPower ISAVMXSPARCVISBMIADXAES-NICLMULRdRandSHAMPXSGXVT-xAMD-V


X86 instructionsAdvanced Micro Devices technologies


x86instruction set architecturehalf-precisionsingle-precision floating-point formatsAMDSSEx86AMD64SSE5XOPFMA4IntelAVXIntelAMDx86-64XMM registerYMM registerroundingCPUID with EAX=1






The F16C[1] (previously/informally known as CVT16) instruction set is an x86 instruction set architecture extension which provides support for converting between half-precision and standard IEEE single-precision floating-point formats.




Contents





  • 1 History


  • 2 Technical information


  • 3 CPUs with F16C


  • 4 References


  • 5 External links




History


The CVT16 instruction set, announced by AMD on May 1, 2009, is an extension to the 128-bit SSE core instructions in the x86 and AMD64 instruction set.


CVT16 is a revision of part of the SSE5 instruction set proposal announced on August 30, 2007, which is supplemented by the XOP and FMA4 instruction sets. This revision makes the binary coding of the proposed new instructions more compatible with Intel's AVX instruction extensions, while the functionality of the instructions is unchanged.


In recent documents, the name F16C is formally used in both Intel and AMD x86-64 architecture specifications.



Technical information


There are variants that convert four floating-point values in an XMM register or 8 floating-point values in a YMM register.


The instructions are abbreviations for "vector convert packed half to packed single" and vice versa:



  • VCVTPH2PS xmmreg,xmmrm64 – convert four half-precision floating point values in memory or the bottom half of an XMM register to four single-precision floating-point values in an XMM register.


  • VCVTPH2PS ymmreg,xmmrm128 – convert eight half-precision floating point values in memory or an XMM register (the bottom half of a YMM register) to eight single-precision floating-point values in a YMM register.


  • VCVTPS2PH xmmrm64,xmmreg,imm8 – convert four single-precision floating point values in an XMM register to half-precision floating-point values in memory or the bottom half an XMM register.


  • VCVTPS2PH xmmrm128,ymmreg,imm8 – convert eight single-precision floating point values in a YMM register to half-precision floating-point values in memory or an XMM register.

The 8-bit immediate argument to VCVTPS2PH selects the rounding mode. Values 0–4 select nearest, down, up, truncate, and the mode set in MXCSR.RC.


Support for these instructions is indicated by bit 29 of ECX after CPUID with EAX=1.



CPUs with F16C



  • AMD:

    • Jaguar-based processors and newer


    • Puma-based processors and newer

    • "Heavy Equipment" processors

      • Bulldozer-based processors, Q4 2011[2]


      • Piledriver-based processors, Q4 2012[3]


      • Steamroller-based processors, Q1 2014


      • Excavator-based processors and newer, 2015



    • Zen-based processors, Q1 2017


    • Zen+-based processors, Q2 2018



  • Intel:

    • Ivy Bridge processors and newer


References




  1. ^ Chuck Walbourn (September 11, 2012). "DirectXMath: F16C and FMA"..mw-parser-output cite.citationfont-style:inherit.mw-parser-output .citation qquotes:"""""""'""'".mw-parser-output .citation .cs1-lock-free abackground:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration abackground:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center.mw-parser-output .citation .cs1-lock-subscription abackground:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registrationcolor:#555.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration spanborder-bottom:1px dotted;cursor:help.mw-parser-output .cs1-ws-icon abackground:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center.mw-parser-output code.cs1-codecolor:inherit;background:inherit;border:inherit;padding:inherit.mw-parser-output .cs1-hidden-errordisplay:none;font-size:100%.mw-parser-output .cs1-visible-errorfont-size:100%.mw-parser-output .cs1-maintdisplay:none;color:#33aa33;margin-left:0.3em.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-formatfont-size:95%.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-leftpadding-left:0.2em.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-rightpadding-right:0.2em


  2. ^ Dave Christie (2009-05-07), Striking a balance, AMD Developer blogs, archived from the original on 2013-11-09, retrieved 2012-01-17


  3. ^ New "Bulldozer" and "Piledriver" Instructions (PDF), AMD, October 2012




External links


  • New Bulldozer and Piledriver Instructions [1]

  • DirectX math F16C and FMA [2]

  • AMD64 Architecture Programmer's Manual Volume 1 [3]

  • AMD64 Architecture Programmer's Manual Volume 2 [4]

  • AMD64 Architecture Programmer's Manual Volume 3 [5]

  • AMD64 Architecture Programmer's Manual Volume 4 [6]

  • AMD64 Architecture Programmer's Manual Volume 5 [7]

  • IA32 Architectures Software Developer Manual [8]









Advanced Micro Devices technologies, X86 instructionsUncategorized
-

Popular posts from this blog

Creating 100m^2 grid automatically using QGIS?Creating grid constrained within polygon in QGIS?Createing polygon layer from point data using QGIS?Creating vector grid using QGIS?Creating grid polygons from coordinates using R or PythonCreating grid from spatio temporal point data?Creating fields in attributes table using other layers using QGISCreate .shp vector grid in QGISQGIS Creating 4km point grid within polygonsCreate a vector grid over a raster layerVector Grid Creates just one grid

Image
Pattern match does not work in bash script Mage Armor with Defense fighting style (for Adventurers League bladeslinger) LaTeX closing $ signs makes cursor jump String Manipulation Interpreter Can divisibility rules for digits be generalized to sum of digits I'm planning on buying a laser printer but concerned about the life cycle of toner in the machine What is the offset in a seaplane's hull? How can I make my BBEG immortal short of making them a Lich or Vampire? What are the differences between the usage of 'it' and 'they'? The use of multiple foreign keys on same column in SQL Server How did the USSR manage to innovate in an environment characterized by government censorship and high bureaucracy? Is it tax fraud for an individual to declare non-taxable revenue as taxable income? (US tax laws) Why Is Death Allowed In the Matrix? Minkowski space Why are 150k or 200k jobs considered good when there are 300k+ births a month? Why do f...
Read more

Nikolai Prilezhaev Bibliography References External links Navigation menuEarly Russian Organic Chemists and Their Legacy092774english translationRussian Biography

19th-century chemists20th-century chemists1877 births1944 deathsRussian chemists RussianO.S.KopossevoNizhny NovgorodMoscoworganic chemistPrilezhaev ReactionepoxidesalkenesperoxyacidsUniversity of WarsawYegor Yegorovich VagnerGeorg WagnerSt. PetersburgPolytechnic in KievUniversity of MinskBelarusian Academy of SciencesAlexei Nikolaevich Bachname reactionSoviet Academy of Sciences Nikolai Alexandrovich Prilezhaev , Russian: Николай Александрович Прилежаев , (Born 15 [O.S. 1877] 27 [1] in Kopossevo near Nizhny Novgorod, died May 26, 1944 in Moscow) was a Russian organic chemist. The Prilezhaev Reaction between epoxides and alkenes to form peroxyacids is named after him. Prilezhaev was the son of a clergyman and studied chemistry at the Theological Seminary in Warsaw (graduated in 1895) and then at the Univ...
Read more

How to link a C library to an Assembly library on Mac with clangHow do you set, clear, and toggle a single bit?Find (and kill) process locking port 3000 on MacWho is listening on a given TCP port on Mac OS X?How to start PostgreSQL server on Mac OS X?Compile assembler in nasm on mac osHow do I install pip on macOS or OS X?AFNetworking 2.0 “_NSURLSessionTransferSizeUnknown” linking error on Mac OS X 10.8C++ code for testing the Collatz conjecture faster than hand-written assembly - why?How to link a NASM code and GCC in Mac OS X?How to run x86 .asm on macOS Sierra

Image
Is there enough fresh water in the world to eradicate the drinking water crisis? What is the term when two people sing in harmony, but they aren't singing the same notes? Is there a problem with hiding "forgot password" until it's needed? Why does this part of the Space Shuttle launch pad seem to be floating in air? Hostile work environment after whistle-blowing on coworker and our boss. What do I do? How to prevent YouTube from showing already watched videos? Is there an Impartial Brexit Deal comparison site? Would it be legal for a US State to ban exports of a natural resource? Can somebody explain Brexit in a few child-proof sentences? Latex for-and in equation Is a naturally all "male" species possible? Is there an wasy way to program in Tikz something like the one in the image? How to deal with or prevent idle in the test team? node command while defining a coordinate in TikZ Simulating a probability of 1 of 2^N with less tha...
Read more